Welcome to the InfoSci Platform
Optimizing for High Resolution ADC Model With Combined Architecture

Optimizing for High Resolution ADC Model With Combined Architecture

Wei Ding, Heng Liu, Tao Wu
Copyright: © 2020 |Volume: 14 |Issue: 3 |Pages: 15
ISSN: 1557-3958|EISSN: 1557-3966|EISBN13: 9781799805335|DOI: 10.4018/IJCINI.2020070106
Cite Article Cite Article

MLA

Ding, Wei, et al. "Optimizing for High Resolution ADC Model With Combined Architecture." IJCINI vol.14, no.3 2020: pp.118-132. http://doi.org/10.4018/IJCINI.2020070106

APA

Ding, W., Liu, H., & Wu, T. (2020). Optimizing for High Resolution ADC Model With Combined Architecture. International Journal of Cognitive Informatics and Natural Intelligence (IJCINI), 14(3), 118-132. http://doi.org/10.4018/IJCINI.2020070106

Chicago

Ding, Wei, Heng Liu, and Tao Wu. "Optimizing for High Resolution ADC Model With Combined Architecture," International Journal of Cognitive Informatics and Natural Intelligence (IJCINI) 14, no.3: 118-132. http://doi.org/10.4018/IJCINI.2020070106

Export Reference

Mendeley
Favorite Full-Issue Download

Abstract

High resolution analog-digital conversion (ADC) is a key instrument to convert analog signals to digital signals, which is deployed in data acquisition system to match high resolution analog signals from seismometers systems. To achieve high resolution, architecture of Σ-△ oversampling or pipeline ADC architecture have following disadvantages: high power consumption, low linearity of modulators, and complex structure. This work presents a novel model architecture, which design principle is validated by mathematical formulations which combined advantages of both pipeline and Σ-△oversampling ADC architecture. By discussing the adverse effects of the whole ADC architecture with an external noise theoretically, an amended theoretical model is proposed according to the assessment result of a noise simulation algorithm. The simulation results represent that the whole performance of combined architecture is determined by the noise level of integrator and subtractor. Using these two components with a noise index no more than 10-7 V/√Hz, the resolution of the prototype can achieve a reservation of 144.5 dB.